ANTIC
From HwB
(Difference between revisions)
(New page: ''ANTIC = Alpha-Numeric Television Interface Circuit'' Microprocessor dedicated to the television display in Atari 8-bit computers. * CO12296 (NTSC 400 & 800) * CO14887 (PAL ...) |
|||
Line 7: | Line 7: | ||
* CO21697 (NTSC [[65XE]], [[130XE]], [[600XL]], [[800XL]], [[800XE]] & [[1200XL]]) | * CO21697 (NTSC [[65XE]], [[130XE]], [[600XL]], [[800XL]], [[800XE]] & [[1200XL]]) | ||
* CO21698 (PAL [[65XE]], [[130XE]], [[600XL]], [[800XL]], [[800XE]] & [[1200XL]]) | * CO21698 (PAL [[65XE]], [[130XE]], [[600XL]], [[800XL]], [[800XE]] & [[1200XL]]) | ||
+ | |||
+ | == Pinout == | ||
+ | {| {{border}} | ||
+ | ! Pin !! Name !! Description | ||
+ | |- | ||
+ | | 1 || VSS || Ground | ||
+ | |- | ||
+ | | 2 || AN0 || Antic Interface to GTIA | ||
+ | |- | ||
+ | | 3 || AN1 || Antic Interface to GTIA | ||
+ | |- | ||
+ | | 4 || /LP || Light Pen Input | ||
+ | |- | ||
+ | | 5 || AN2 || Antic Interface to GTIA | ||
+ | |- | ||
+ | | 6 || /RNMI || NMI Interrupt Input | ||
+ | |- | ||
+ | | 7 || /NMI || NMI Interrupt Output | ||
+ | |- | ||
+ | | 8 || /REF || RAM Refresh Output | ||
+ | |- | ||
+ | | 9 || /HALT || Halt Output | ||
+ | |- | ||
+ | | 10 || A3 || Address I/O 3 | ||
+ | |- | ||
+ | | 11 || A2 || Address I/O 2 | ||
+ | |- | ||
+ | | 12 || A1 || Address I/O 1 | ||
+ | |- | ||
+ | | 13 || A0 || Address I/O 0 | ||
+ | |- | ||
+ | | 14 || R/W || Read/Write I/O | ||
+ | |- | ||
+ | | 15 || RDY || Ready Output | ||
+ | |- | ||
+ | | 16 || A10 || Address I/O 10 | ||
+ | |- | ||
+ | | 17 || A12 || Address I/O 12 | ||
+ | |- | ||
+ | | 18 || A13 || Address I/O 13 | ||
+ | |- | ||
+ | | 19 || A14 || Address I/O 14 | ||
+ | |- | ||
+ | | 20 || A15 || Address I/O 15 | ||
+ | |- | ||
+ | | 21 || VCC || Power +5V | ||
+ | |- | ||
+ | | 22 || A11 || Address I/O 11 | ||
+ | |- | ||
+ | | 23 || A9 || Address I/O 9 | ||
+ | |- | ||
+ | | 24 || A8 || Address I/O 8 | ||
+ | |- | ||
+ | | 25 || A7 || Address I/O 7 | ||
+ | |- | ||
+ | | 26 || A6 || Address I/O 6 | ||
+ | |- | ||
+ | | 27 || A5 || Address I/O 5 | ||
+ | |- | ||
+ | | 28 || A4 || Address I/O 4 | ||
+ | |- | ||
+ | | 29 || Φ2 || Computer Phase 2 Input | ||
+ | |- | ||
+ | | 30 || D0 || Data Bus I/O 0 | ||
+ | |- | ||
+ | | 31 || D1 || Data Bus I/O 1 | ||
+ | |- | ||
+ | | 32 || D2 || Data Bus I/O 2 | ||
+ | |- | ||
+ | | 33 || D3 || Data Bus I/O 3 | ||
+ | |- | ||
+ | | 34 || Φ0 || Phase 0 Output | ||
+ | |- | ||
+ | | 35 || FΦ0 || Fast Phase 0 Input | ||
+ | |- | ||
+ | | 36 || /RES || Reset Input | ||
+ | |- | ||
+ | | 37 || D7 || Data Bus I/O 7 | ||
+ | |- | ||
+ | | 38 || D6 || Data Bus I/O 6 | ||
+ | |- | ||
+ | | 39 || D5 || Data Bus I/O 5 | ||
+ | |- | ||
+ | | 40 || D4 || Data Bus I/O 4 | ||
+ | |} | ||
+ | |||
+ | == Source == | ||
+ | * [http://www.retromicro.com/files/atari/8bit/antic.pdf ANTIC datasheet] | ||
[[Category:Chip]] | [[Category:Chip]] |
Latest revision as of 21:30, 18 July 2008
ANTIC = Alpha-Numeric Television Interface Circuit
Microprocessor dedicated to the television display in Atari 8-bit computers.
- CO12296 (NTSC 400 & 800)
- CO14887 (PAL 400 & 800)
- CO21697 (NTSC 65XE, 130XE, 600XL, 800XL, 800XE & 1200XL)
- CO21698 (PAL 65XE, 130XE, 600XL, 800XL, 800XE & 1200XL)
Pinout
Pin | Name | Description |
---|---|---|
1 | VSS | Ground |
2 | AN0 | Antic Interface to GTIA |
3 | AN1 | Antic Interface to GTIA |
4 | /LP | Light Pen Input |
5 | AN2 | Antic Interface to GTIA |
6 | /RNMI | NMI Interrupt Input |
7 | /NMI | NMI Interrupt Output |
8 | /REF | RAM Refresh Output |
9 | /HALT | Halt Output |
10 | A3 | Address I/O 3 |
11 | A2 | Address I/O 2 |
12 | A1 | Address I/O 1 |
13 | A0 | Address I/O 0 |
14 | R/W | Read/Write I/O |
15 | RDY | Ready Output |
16 | A10 | Address I/O 10 |
17 | A12 | Address I/O 12 |
18 | A13 | Address I/O 13 |
19 | A14 | Address I/O 14 |
20 | A15 | Address I/O 15 |
21 | VCC | Power +5V |
22 | A11 | Address I/O 11 |
23 | A9 | Address I/O 9 |
24 | A8 | Address I/O 8 |
25 | A7 | Address I/O 7 |
26 | A6 | Address I/O 6 |
27 | A5 | Address I/O 5 |
28 | A4 | Address I/O 4 |
29 | Φ2 | Computer Phase 2 Input |
30 | D0 | Data Bus I/O 0 |
31 | D1 | Data Bus I/O 1 |
32 | D2 | Data Bus I/O 2 |
33 | D3 | Data Bus I/O 3 |
34 | Φ0 | Phase 0 Output |
35 | FΦ0 | Fast Phase 0 Input |
36 | /RES | Reset Input |
37 | D7 | Data Bus I/O 7 |
38 | D6 | Data Bus I/O 6 |
39 | D5 | Data Bus I/O 5 |
40 | D4 | Data Bus I/O 4 |